The aegis Processor Architecture for Tamper-Evident and Tamper-Resistant Processing
نویسندگان
چکیده
We describe the architecture of the aegis processor which can be used to build computing systems secure against both physical and software attacks. aegis assumes that the operating system and all components external to it, such as memory, are untrusted. aegis provides tamper-evident, authenticated environments in which any physical or software tampering by the adversary is guaranteed to be detected, and private and authenticated, tamper-resistant environments where additionally the adversary is unable to obtain any information about software or data by tampering with, or otherwise observing, system operation. aegis enables many applications, such as commercial grid computing, software licensing, and digital rights management. We present a new encryption/decryption method that successfully hides a significant portion of encryption/decryption latency, in comparison to a conventional direct encryption scheme. Efficient memory encryption and integrity verification enable the implementation of a secure computing system with the only trusted component being a single-chip aegis CPU. Detailed simulation results indicate that the performance overhead of security mechanisms in aegis is reasonable.
منابع مشابه
Efficient Architectural Support for Secure Bus-Based Shared Memory Multiprocessor
Tamper-evident and tamper-resistant systems are vital to support applications such as digital right management and certified grid computing. Recently proposed schemes, such as XOM and AEGIS, assume trusting processor state only to build secure systems. Secure execution for shared memory multiprocessor is a challenging problem as multiple devices need to be trusted. In this work, we propose a fr...
متن کاملSelf authentication path insertion in FPGA-based design flow for tamper-resistant purpose
FPGA platforms have been widely used in many modern digital applications due to their low prototyping cost, short time-to-market and flexibility. Field-programmability of FPGA bitstream has made it as a flexible and easy-to-use platform. However, access to bitstream degraded the security of FPGA IPs because there is no efficient method to authenticate the originality of bitstream by the FPGA pr...
متن کاملM-TREE: A high efficiency security architecture for protecting integrity and privacy of software
Secure processor architectures enable new sets of applications such as commercial grid computing, software copy protection and secure mobile agents by providing secure computing environments that are immune to both physical and software attacks. Despite a number of secure processor designs have been proposed, they typically made trade-offs between security and efficiency. This article proposes ...
متن کاملMemory-Centric Security Architecture
This paper presents a new security architecture for protecting software confidentiality and integrity. Different from the previous process-centric systems designed for the same purpose, the new architecture ties cryptographic properties and security attributes to memory instead of each individual user process. The advantages of such a memory centric design are many folds. First, it provides a b...
متن کاملImpact of Tamper Shape on the Efficiency and Vibrations Induced During Dynamic Compaction of Dry Sands by 3D Finite Element Modeling
Dynamic compaction is a soil improvement method which has been widely used for the increase of bearing capacity through stress wave propagation during heavy tamping. The cost and time of project implementation can be effectively curtailed by developing a model that can be used in the design of dynamic compaction operations. The numerical models offered so far are mostly one or two-dimensional, ...
متن کامل